Graphene field-effect transistors are fabricated utilizing single-crystal hexagonal boron nitride (h-BN), an insulating isomorph of graphene, as the gate dielectric. The devices exhibit mobility values exceeding 10,000 cm 2 /V-sec and current saturation down to 500 nm channel lengths with intrinsic transconductance values above 400 mS/mm. The work demonstrates the favorable properties of using h-BNas a gate dielectric for graphene FETs.
Introduction
One of the major obstacles to the development of graphene field-effect transistors (GFETs) remains engineering the dielectric interfaces to the graphene. With the exception of "suspended" graphene samples [1] , which are not practical for devices, most GFETs are fabricated on silicon dioxide substrates and top-gated with high-κ gate dielectrics grown on the graphene. The deposition of these top gate dielectrics often involves the initial deposition of a noncovalent functionalization layer absorbed on the graphene surface. [2] Both the top-gate oxide and supporting oxide substrate significantly degrade the electronic properties of the graphene. Charged impurities trapped in the dielectrics or at the graphene-dielectric interfaces dope the graphene, may significantly degrade mobility, and can result in hysteretic currentvoltage characteristics. Surface polar optical phonons from the substrate limit room temperature transport [3] and achievable saturation velocities [4] . In this paper, we present the first measurements of GFETs utilizing hexagonal boron nitride (h-BN) as both a gate dielectric and supporting substrate, resulting in dramatically improved transistor current voltage characteristics. Basic device structure h-BN is an insulating isomorph of graphite ( Fig. 1 ) with boron and nitrogen atoms occupying the inquivalent A and B sublattices in the Bernal structure. The hexagonal structure with strong in-plane bonding makes the surface chemically inert and free of dangling bonds and surface charge traps. The surface is also atomically flat over large areas. The bandgap (5.97 eV) and dielectric properties of h-BN (ε~3-4 and V Breakdown ~ 0.7 V/nm) compare favorably with SiO 2 . The excellent thermal conductivity of h-BN, 600 times higher then silicon dioxide, is also advantageous for FET applications to minimize device heating.
To fabricate graphene-on-BN, we employ a mechanical transfer process in which h-BN layers are exfoliated from ultra-pure h-BN single crystals and transferred onto predefined metal gates (1nm Cr/ 20nmAuPd). [5] The devices shown in Fig. 1 and measured here have a dielectric thickness of approximately 8.5 nm. Because the h-BN can be made arbitrarily thin (down to a single monolayer) our device geometry allows us to utilize the same h-BN dielectric layer as both a supporting substrate and local-gate dielectric. This, therefore, allows us to fabricate the required FET structure without an additional top gate. Cr/Au (1nm/90nm) electrodes are used as Ohmic contacts, producing p-type doping of the graphene under the contacts because of work-function differences. After transfer, the graphene on h-BN (as measured by atomic force microscopy) is approximately three times less rough than on SiO 2 . The carrier concentration in the channel is given by Eq. 1 ( Fig. 7(b) ) where n 0 is the minimum sheet carrier concentration as determined by disorder and thermal excitation. Here, n 0 is approximately 2.2 x 10 11 cm -2 . C g ( 363 nF/cm 2 ) is given by the parallel combination of the electrostatic capacitance of the gate and the quantum capacitance of graphene (which ultimately limits achievable gate capacitances). There is almost no doping of the graphene channel with the location of the Dirac point given by V 0 0.07 V and with a gate-voltage hysteresis of less then 10 mV at room temperature. BNsupported devices appear to be more stable compared to their SiO 2 -supported counterparts, as heating and high-bias stress have virtually no effect on the transport characteristics. For a p-type channel (matching the doping of the source and drain contacts), the contact resistance is approximately 673 Ω/μm 2 . n-type channels show a contact resistance that is approximately 31 % higher for this device geometry because of the additional resistance of the p-n junction at the source/drain; therefore, subsequent large-signal characterization are performed with these devices as pFETs. Fig. 3 shows the I-V characteristics measured from devices with channel lengths of 3 μm, 1 μm, and 0.44 μm. In the unipolar regime, V sd < V sd-kink , the GFETs show saturating I-V characteristics, where V sd-kink is the drain bias at which the Dirac point enters the channel. [4] Because these devices are still limited by contact resistance, intrinsic device IV characteristics are shown in Fig. 4 after the extraction of the measured contact resistance. The 0.44-μm-channel-length device shows an intrinsic I on of more than 1 mA/μm. Fig. 5 shows the associated intrinsic transconductance for this same 0.44-μm-channel-length device as a function of V sd for different values of V gs . The peak intrinsic transconductance, obtained after the extraction of the contact resistance exceeds 400 mS/mm and is independent of channel length as plotted in Fig. 6 , consistent with velocity-saturation-dominated transport. This value is approximately 2.6 times higher than previously reported values on SiO 2 -supported samples [4] , even though the effective gate capacitance is 30 % lower. Fig. 7 outlines the basic field-effect modeling of the devices (these model fits are shown in Fig. 4) . The carrierdependent saturation velocity (v sat ) which assumes a simple nonequilibrium Fermi surface shown in Fig. 7a is given by 
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the expression in Eq. 3, and approaches v F for >>E F . Furthermore, we explicitly include the density-dependence of v sat self-consistently in the current-voltage model, which was not done in previous analyses. [4] Fig. 8 shows v sat as a function of 1/n 1/2 (for an overdrive sufficiently large to ensure a unipolar channel) where n is taken at the drain of the channel for three different channel lengths. v sat exceeds 1.14 x 10 7 cm/sec at sheet densities of more than 4.5 x 10 12 cm -2 , more than two times higher than results on SiO 2 -supported devices with high-κ gate dielectrics. [4] The slope of the curves indicates the optical phonon energy of approximately 40 meV, significantly less than the surface polar optical phonon energy of 100 meV for BN. Such lower energies have been observed consistently for GFET devices at high densities [6] and remain the subject of active investigation. 
